'درها	- \$			(P - Pi	e . cc	OMPLETE IF KNOWN
		_	/0	City .	Application Number:	10/612,840
	•	INFORMATION	DISCLOSURE	01.00	Art Unit No.:	2631
		STATEMENT B		DE O	خ Filing Date:	July 3, 2003
		Form PTO-144	49 (Modified) 💘	<u>ુ</u>	First Named Inventors:	Yongsam Moon et al.
		Form PTO-144 (Use several shee	ets if necessary)	ENT & TAPE	Examiner:	To be assigned
Sh	reet	1	of	2	Attorney Docket No.	59472-8086.US03


			·		l	J.S. PATENT DOCUMENTS			
Examiner	Cite	e	BER	pplication Kind Cod	1	Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passage Relevant Figures Appe	es or
				<del></del>	-				
					FOF	REIGN PATENT DOCUMENTS	<u> </u>		
Examiner Initials*	Cite No.	Fore	ign Patent or	Kind	Code	Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	т
			OTHE	D DDIO	D AD	T-NON DATENT LITEDATURE O	OCUMENTS		
Examiner Initials*	Cite No.	OTHER PRIOR ART-NON PATENT LITERATURE DOCUMENTS  Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city and/or country where published.							Т
ΓM	Α		nterleave			ai, and W. Song, "A 622Mb/s Cector Array," in <i>IEEE ISSCC Di</i> g			
ΓM	В	Overs	Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, "A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," in <i>IEEE ISSC Dig. Tech. Papers</i> , Feb. 1997, pp. 238-239.						
LW	С	Jitter S	R. Gu, J. M. Tran, HC. Lin, AL. Yee, and M. Izzard, "A 0.5 – 3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver," in <i>IEEE ISSCC Dig. Tech. Papers</i> , Feb. 1999, pp. 352-353.						
LW	D	CMOS	T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," <i>IEEE J. Solid-State Circuits</i> , Vol. 29 (12/1994), pp. 1491-1496.						
LW	E	1	Efendovich, Y. Afek, C. Sella, and Z Bikowsky, "Multifrequency Zero-Jitter Delay-Locked Loop," <i>IEEE J. Solid-State Circuits</i> , Vol. 29, No. 1 (1/1994), pp. 26-70.						

EXAMINER	DATE CONSIDERED						
/Lawrence Williams/ (11/16/2006)							
*EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application(s).							

يغه لـ			RF SCIO	CC	MPLETE IF KNOWN
		/c	O' MIG	Application Number:	10/612,840
	INFORMATION		<b>A</b> •	Art Unit No.:	2631
	STATEMENT BY	<b>\</b>	DEL O	يخ Filing Date:	July 3, 2003
	Form PTO-144	l9 (Modified) 🔪		First Named Inventors:	Yongsam Moon et al.
	Form PTO-144 (Use several shee	ts if necessary)	PART & TOAD	Examiner:	To be assigned
Sheet	2	of	2	Attorney Docket No.	59472-8086.US03

		-			U	.S. PATENT DOCUMENTS			
Examiner	Cito	•	U.S. Patent or Applica  Kind  NUMBER (if k		- 1	Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passage Relevant Figures Appe	es or
						· · · · · · · · · · · · · · · · · · ·			
					FOR	REIGN PATENT DOCUMENTS			
Examiner Initials*	Cite No.	Foreign Patent or Application  Cite Kind Code		Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т		
			OTHE	R PRIO	R AR	T-NON PATENT LITERATURE D	OCUMENTS		
Examiner Initials*	Cite No.	(b				in CAPITAL LETTERS), title of the article symposium, catalog, etc.), date, page(s), and/or country where published.			Т
ΓM	F	S. Sidiropoulos, and M. A. Horowitz, "A Semi-Digital Dual Delay-Locked Loop," <i>IEEE J. Solid-State Circuits</i> , Vol. 32, No. 11, (11/1997), pp. 1683-1692.							
LW	G	Y. Moon, J. Choi, K. Lee, DK. Jeong, and MK Kim, "An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance," <i>IEEE J. Solid-State circuits</i> , Vol. 35, (3/2000), pp. 377-384.							
LW	н	Ian A. Young, J. K. Greason, and K. L. Wong, "A PLL Clock generator with 5 to 100 MHz of Lock Range for Microprocessors", <i>IEEE Journal of Solid-State Circuits</i> , Vol. SC-27, (11/1992), pp. 1599-1607.							

EXAMINER /Lawrence Williams/ (11/16/2006)	DATE CONSIDERED						
	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application(s).						



of

COMPLETE IF KNOWN						
Application Number	10/612,840					
Confirmation Number	6861					
Filing Date	July 3, 2003					
First Named Inventor	Yongsam Moon					
Group Art Unit	2631					
Examiner Name	Not Assigned					
Attorney Docket No.	59472-8086.US03					

					U	.S. PATENT DOCUMENTS			
Examiner Initials*	Cite No.	U.S. Patent or Application  Kind Code  NUMBER (if known)			Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passage Relevant Figures Appea		
LW		6,437,6	619		0	kuda et al.	08/2002		
· LW		6,442,2	225		Н	uang	06/14/99		
LW		6,667,6	643		K	o, Myeong-lyong	12/2003		
LW		6,683,9	930		D	almia	12/23/99		
ΓM		6,700,9	944		С	hlipala et al.	05/30/00		
			<del></del>	F	OR	EIGN PATENT DOCUMENTS		<u> </u>	
Examiner Initials*	Cite No.	Cite		oreign Patent or Application  Kind Code  NUMBER (if known)		Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т
			OTHE	R PRIOR	ART	-NON PATENT LITERATURE I	DOCUMENTS		
Examiner Initials*	Cite No.	(bod	Include na	ame of the au	thor (	(in CAPITAL LETTERS), title of the article symposium, catalog, etc.), date, page(s), and/or country where published.	(when appropriate),	title of the item r(s), publisher, city	т
				7					

EXAMINER	DATE CONSIDERED							
/Lawrence Williams/ (11/16/2006)								
*EXAMINER: Initial if reference considered, whether or not criteria is in conformation to	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application(s).							

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT

1

Sheet

Form PTO-1449 (Modified) (Use several sheets if necessary)

of

1

Application Number	COMPLETE IF KNOWN							
Application Number	10/612,840							
confirmation Number	6861							
Filing Date	July 3, 2003							
First Named Inventor	Yongsam Moon							
Group Art Unit	2631							
Examiner Name	Not Assigned							
Attorney Docket No.	59472-8086.US03							

					U.	S. PATENT DOCUMENTS			_
Examiner Initials*	Cite No.					Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines Where Relevant Passages Relevant Figures Appea		
LW		4,77	73,085		Cc	ordell	09/20/88		
LW		4,59	94,564		Ya	rborough	06/10/86		
LW		4,97	70,581		0'	Gwynn	11/13/90		
LW	-	5,96	66,030		Sc	hmitt, et al.	10/12/00		
<del></del>				F	ORE	EIGN PATENT DOCUMENTS			
Examiner Initials*	Cite No.						Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	т
							-		
						NON PATENT LITERATURE			
Examiner Initials*	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item  Cite (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city  No. and/or country where published.					7			

EXAMINER /Lawrence Williams/ (11/16/2006)	DATE CONSIDERED						
EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not							